• Jan 05, 2017 News![CFP] 2017 the annual meeting of IJFCC Editorial Board, ICCTD 2017, will be held in Paris, France during March 20-22, 2017.   [Click]
  • Mar 24, 2016 News! IJFCC Vol. 4, No. 4 has been indexed by EI (Inspec).   [Click]
  • Jun 28, 2017 News!Vol.6, No.3 has been published with online version.   [Click]
General Information
    • ISSN: 2010-3751
    • Frequency: Bimonthly (2012-2016); Quarterly (Since 2017)
    • DOI: 10.18178/IJFCC
    • Editor-in-Chief: Prof. Mohamed Othman
    • Executive Editor: Ms. Cherry L. Chan
    • Abstracting/ Indexing: Google Scholar, Engineering & Technology Digital Library, and Crossref, , Electronic Journals LibraryEI (INSPEC, IET).
    • E-mail:  ijfcc@ejournal.net 
Prof. Mohamed Othman
Department of Communication Technology and Network Universiti Putra Malaysia, Malaysia
It is my honor to be the editor-in-chief of IJFCC. The journal publishes good papers in the field of future computer and communication. Hopefully, IJFCC will become a recognized journal among the readers in the filed of future computer and communication.
IJFCC 2013 Vol.2(6): 576-580 ISSN: 2010-3751
DOI: 10.7763/IJFCC.2013.V2.230

An Efficient FPGA Based HDB3 Decoding System Using Direct Digital Synthesis

Imran Ali and Ali Ahmed
Abstract—The proposed design of HDB3 decoding system using FPGA implementation offers an efficient and unfailing decoding at receiving end by sustaining clock data recovery using Direct Digital Synthesis (DDS). The system captures E1/T1 HDB3 encoded tertiary level stream at input, converts it into binary level symbols, FPGA IO reconcilable, and decode and transforms it into synchronized NRZ output. The receiver end of FPGA based HDB3 decoding system has never been implemented using clock data recovery. The resource efficient implementation and synthesis outcome illustrate that the design of HDB3 decoder is very simple and fault tolerant and its ASIC design can easily be surrogate by the proposed idea.

Index Terms—AMI, clock data recovery, decoder, direct digital synthesis, E1, FPGA, HDB3, NRZ, T1

Imran Ali is with the Department of Electrical and Electronics Engineering, University of Engineering and Technology Taxila, Pakistan (e-mail: Engr.ImranAliMirza@ gmail.com).
Ali Ahmed is with the Department of Electronics and Communication, Hanyang University, South Korea (e-mail: aliahmedansari@gmail.com).


Cite:Imran Ali and Ali Ahmed, "An Efficient FPGA Based HDB3 Decoding System Using Direct Digital Synthesis," International Journal of Future Computer and Communication vol. 2, no. 6, pp. 576-580, 2013.

Copyright © 2008-2016. International Journal of Future Computer and Communication. All rights reserved.
E-mail: ijfcc@ejournal.net